MONOS type device is a candidate to replace conventional floating gate (FG) non-volatile memory devices because of its low program/erase (P/E) voltage and reduced cell-to-cell interference effect. Instead of poly silicon FG, silicon nitride (SiN), which has discrete traps distributed in the thickness direction, is employed as a charge trap layer of MONOS devices. Then, the information about vertical position of trapped charge is important to understand the trapping properties of SiN layer and to improve the performance and reliability of MONOS devices. Although several techniques for charge centroid evaluation are proposed [1] [2] [3] [4] , some of these techniques require special device structures such as MONOS with lightly doped poly Si gate [3] or very thick (~50nm) SiN layer [4] . Three-level pulse method [1] is a relatively simple technique among the existing methods in the sense that it uses an ordinary MONOS structure, but this method demands a measurement of P/E characteristics in advance. Here, we present a new simple measurement technique to extract the charge centroid in the nitride layer during the program operation that improves the three-level pulse method.
Introduction
MONOS type device is a candidate to replace conventional floating gate (FG) non-volatile memory devices because of its low program/erase (P/E) voltage and reduced cell-to-cell interference effect. Instead of poly silicon FG, silicon nitride (SiN), which has discrete traps distributed in the thickness direction, is employed as a charge trap layer of MONOS devices. Then, the information about vertical position of trapped charge is important to understand the trapping properties of SiN layer and to improve the performance and reliability of MONOS devices. Although several techniques for charge centroid evaluation are proposed [1] [2] [3] [4] , some of these techniques require special device structures such as MONOS with lightly doped poly Si gate [3] or very thick (~50nm) SiN layer [4] . Three-level pulse method [1] is a relatively simple technique among the existing methods in the sense that it uses an ordinary MONOS structure, but this method demands a measurement of P/E characteristics in advance. Here, we present a new simple measurement technique to extract the charge centroid in the nitride layer during the program operation that improves the three-level pulse method.
Extraction Method
The measurement setup and sequence are shown in Fig.  1(a) . This configuration is a usual measurement setup for P/E characteristics evaluation, except for a Coulomb meter attached to the substrate of a MONOS cell. The measurement sequence is also a common procedure with only addition of a charge measurement step inserted during P/E operation ( Fig. 1(b) ). As shown in Fig. 2 (1) where Q trap is the charge trapped in the nitride, and Q leak is the charge that passes through the MONOS cell. Besides, there is a charge component ∆Q sub that corresponds to displacement current. It should be noted that the charge flow due to displacement current is equivalent to the change in the surface charge density of a Si-substrate. Since a C-V curve shifts along the V g axis after program operation as shown in Fig. 3 , the surface charge density of the Si-substrate at V g = 0V is different before and after the program operation. This change ∆Q sub is expressed as the shaded area in Fig. 3 , and is calculated by the following equation,
where C(V) is an initial C-V curve of the MONOS cell before a program operation, and ∆V fb is the flat-band voltage shift due to the program operation. If the leakage charge Q leak is negligibly small, Q trap is approximately given by
Therefore, the electrical distance of the charge centroid (z eff ) from the gate electrode is
where ε ox is dielectric constant of SiO 2 .
Experimental
The MONOS devices used in this paper are n-substrate capacitors with n + poly-Si gate. The gate stack consists of 4 nm tunnel oxide, SiN charge trap layer (14 nm or 5 nm), and 15 nm Al 2 O 3 block dielectric. Areas of the capacitors are all 100 × 100 µm 2 .
Comparison with Three-Level Pulse Method
Previous method [1] requires a three-level pulse where the third pulse level compensates the displacement current. As shown in Fig.4 , this method is equivalent to the combination of a programming pulse and an auxiliary pulse [2] . The transition from the state S1 to S3 maintains the same condition at the Si-substrate/tunnel oxide interface (i.e. ∆Q sub = 0) and eliminates the displacement current. Although this method is straightforward, it needs to measure ∆V fb during P/E operation beforehand in order to determine the auxiliary-pulse level. Moreover, the application of the auxiliary-pulse may cause unexpected charge injection which disturbs accurate evaluation of the charge centroid.
In contrast, our method uses a usual rectangular pulse, i.e. the transition from S1 to S2 in Fig. 4 . Thus, displacement current is not compensated by applying the auxiliary pulse. Instead, we calculate ∆Q sub from the C-V integration to make correction. Hence, the actual charge flow due to displacement current between the states S2 and S3 (∆Q S2 S3 ) should be equal to the calculated ∆Q sub . We measured the charge ∆Q S2 S3 by a Coulomb meter and compared it with the calculated ∆Q sub from the C-V curve (Fig. 5) , and found reasonable agreement. As a result, it is also found that the injected charges (Q trap +Q leak ) extracted by our method and the three-level pulse technique [1] are in good agreement, as shown in Fig. 6 . Thus, using our method, z eff can be extracted without applying the three-level pulse.
Advantages of this method relative to the previous three-level pulse technique are summarized in Table 1 . Since this method uses a simple measurement sequence, it is compatible with other test sequences without causing disturbance due to additional ∆V fb measurement and the application of the third-pulses. Fig. 7 shows the extracted charge centroid z eff for the MONOS with 14 nm thick SiN layer. The position of the charge centroid is initially located around the middle of the nitride layer, irrespective of the programming voltage. However, as the MONOS is programmed and ∆V fb increases, the charge centroid moves toward the SiN/Al 2 O 3 interface. This shift of charge centroid may be an artifact due to the leakage charge Q leak through the Al 2 O 3 layer.
Dependence of Charge Centroid on SiN Thickness
The charge centroid of the MONOS device with 5 nm thick SiN layer is shown in Fig. 8 . Although the Q leak disturbance is observed in ∆V fb > 0.5V, it is found that the charge centroid is located close to the SiN/Al 2 O 3 interface as indicated by the dotted circle. This result is different from that of the 14 nm thick SiN MONOS (Fig. 7) , indicating that available charge trap sites can be dependent on the thickness of the SiN layer.
Conclusions
In this work, we proposed and demonstrated a new method to extract the charge centroid of MONOS devices. This method has the advantage of simplicity and the compatibility with other test sequences. Using this method, it was found that the charge centroid of the thick SiN MONOS is located around the middle of the SiN layer, while the thin SiN MONOS has the centroid at the SiN/Al 2 O 3 interface. These results indicate that the available trap site may depend on the thickness of the SiN layer. 1.E-10
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